

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:


0 583 028 A1

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **93202247.8**(51) Int. Cl.⁵: **H01L 29/784, H01L 29/06**(22) Date of filing: **29.07.93**(30) Priority: **05.08.92 GB 9216599**(43) Date of publication of application:
16.02.94 Bulletin 94/07(84) Designated Contracting States:
CH DE FR GB IT LI NL SE(71) Applicant: **PHILIPS ELECTRONICS UK LIMITED**
Phillips House
1-19 Torrington Place
London WC1E 7HD(GB)
(84) **GB**(71) Applicant: **PHILIPS ELECTRONICS N.V.**
Groenewoudseweg 1
NL-5621 BA Eindhoven(NL)
(84) **CH DE FR IT LI NL SE**(72) Inventor: **Goodyear, Andrew Leonard**
c/o Philips Research Lab.,
Cross Oak Lane
Redhill, Surrey RH1 5HA(GB)
Inventor: **Hutchings, Keith Michael**
c/o Philips Research Lab.,
Cross Oak Lane
Redhill, Surrey RH1 5HA(GB)(74) Representative: **Clark, Jane Anne et al**
PHILIPS ELECTRONICS
Patents and Trade Marks Department
Phillips House
1-19 Torrington Place
London WC1E 7HD (GB)(54) **A semiconductor device comprising a vertical insulated gate field effect device and a method of manufacturing such a device.**

(57) A semiconductor device (1) comprises a vertical insulated gate field effect device (2) and has a semiconductor body (3) with a first semiconductor region (4) of one conductivity type adjacent one major surface (5). A second semiconductor region (6) of the opposite conductivity type is formed within the first region (4) adjacent the surface (5) and a third region (7) forms with the second region (6) a rectifying junction (8) meeting the one major surface (5). A recess (9) extends into the first region (4) from the one major surface (5) so that the second and third regions (6 and 7) abut the recess (9), and an insulated gate (10) is formed within the recess (9) for controlling conduction between the first and third regions (4 and 7) along a conduction channel area (61) of the second region (6). A fourth region (11) forms with a portion (6b) of the second region (6) remote from the recess (9) a further rectifying junction (12) which is reverse-biased in at least one mode of operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the further rectifying

junction (12) away from the recess (9) when a critical voltage is exceeded.

**FIG. 1****EP 0 583 028 A1**

This invention relates to a semiconductor device comprising a vertical insulated gate field effect device, in particular an insulated gate field effect device in which the insulated gate is formed within a recess extending into a semiconductor body, and to a method of manufacturing such a device.

As used herein the term "vertical insulated gate field effect device" means an insulated gate field effect device in which the main current path is between two opposed major surfaces of the semiconductor body.

US-A-5072266 describes a vertical insulated gate field effect device of this type. In particular, US-A-5072266 describes a power MOSFET which consists of many parallel-connected insulated gate field effect device cells formed within a first region adjacent one major surface of the semiconductor body with the first region providing a conductive path to a main electrode formed on the other major surface of the semiconductor body. Each device cell consists of a second semiconductor region of the opposite conductivity type formed within the first region adjacent the one major surface, a third semiconductor region forming with the second region a pn junction meeting the one major surface and a recess extending through the second and third regions into the first region. The recesses of the device cells are connected together to define a continuous trench within which a continuous insulated gate structure is provided for controlling conduction along conduction channel regions of the second regions bounding the trench.

The use of such a structure to form an insulated gate field effect device such as a power MOSFET enables, for a given conduction channel length, higher device cell packing densities to be achieved than can be attained using a planar structure, that is a structure in which the insulated gate is formed on the one major surface. However, in such a structure the point at which breakdown will occur will generally be adjacent the trench because of the high electric fields which can arise at sharp edges or corners of the trench. This can cause problems such as hot charge carrier injection into the gate insulating layer which could result in degradation of the device performance and may exacerbate the possibility of destructive bipolar breakdown, especially when switching an inductive load. US-A-5072266 aims to overcome or at least reduce these problems by providing each second region with a more highly doped highly curved subsidiary region which is located away from the conduction channel regions centrally of the device cell bounded by the trench and which extends into the first region further than the trench so that when a critical voltage is exceeded breakdown of the device occurs in the bulk of the semiconductor body in the vicinity of the reverse-biased pn junction between

the central highly doped subsidiary region of the second region and the first region.

Thus the point of initiation of avalanche breakdown is moved away from the trench reducing the possibility of hot charge carrier injection into the gate insulating layer. Moving the point of initiation of avalanching into the bulk of the semiconductor device should be of advantage where the device is to be used for switching an inductive load because higher currents can be carried within the bulk of the semiconductor body thus enabling faster dissipation of the excessive energy resulting from the rapid rise in voltage across the device which may occur during the switching of an inductive load than is possible where avalanching is initiated adjacent a recessed insulated gate structure.

As described in US-A-5072266, the more highly doped subsidiary region of the second region is formed by introducing impurities through a first mask and subsequent second and third masks are used to introduce the impurities to form the conduction channel defining region of the second region and the third region and to form the trench. It is of course necessary to allow for misalignment tolerances between these three separate masks which inevitably places a restriction on the minimum device dimensions or design rules and, moreover, may misalignments which may occur may make some of the device cells less rugged, that is more susceptible to breakdown by parasitic bipolar action, than the other device cells. Also alignment problems may affect the reproducibility of device characteristics between different processing batches.

Moreover, the formation of the central highly doped subsidiary region of the second region requires high doping concentrations and long diffusion or drive-in times and it may prove difficult to control the precise depth and curvature of the central more highly doped subsidiary region which will affect the precise voltage at which breakdown will occur and thus also exacerbate reproducibility problems. Furthermore because these portions are highly doped and deep, there may be more possibility of encroachment on the conduction channel regions which would adversely affect the device threshold voltage. In addition, the extension of the central highly doped subsidiary region into the generally lowly doped drain drift region may make the device more susceptible to punchthrough, thus making the breakdown voltage more sensitive to the precise thickness and doping of the first region which is generally an epitaxial layer. Again the characteristics of the first region may vary from batch to batch.

According to the present invention there is provided a semiconductor device comprising a vertical insulated gate field effect device and having a

semiconductor body with a first semiconductor region of one conductivity type adjacent one major surface, a second semiconductor region of the opposite conductivity type formed within the first region adjacent the one major surface, a third region forming with the second region a rectifying junction meeting the one major surface, a recess extending into the first region from the one major surface so that the second and third regions abut the recess, an insulated gate formed within the recess for controlling conduction between the first and third regions along a conduction channel area defined by a relatively lowly doped first portion of the second region adjacent the recess and a fourth region forming with a relatively highly doped second portion of the second region remote from the recess a further rectifying junction which is reverse-biased in at least one mode of operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the further rectifying junction away from the recess when a critical voltage is exceeded.

Thus, in a device in accordance with the invention the fourth region provides with the portion of the second region a rectifying junction which causes the device to breakdown in the vicinity of that rectifying junction away from the recess when a critical voltage is exceeded. Accordingly, the possibility of avalanche breakdown occurring adjacent the trench is avoided or at least reduced. In contrast to the structure described in US-A-5072266, the breakdown structure provided by the fourth and second regions need not extend deep into the semiconductor body. Indeed, the fourth region may be a very shallow region and so may have very precisely controlled characteristics, for example doping and depth in the case where the fourth region is a semiconductor region. In addition, the breakdown structure provided by the present invention should not increase the possibility of punchthrough.

The second portion of the second region may meet the one major surface and be electrically shorted to the third region by a main electrode of the device provided on the one major surface thereby acting also to inhibit parasitic bipolar transistor action. The third region may be a region of the one conductivity type or could be a rectifying (e.g. Schottky) contact to the second region as discussed in for example US-A-4983535. The fourth region is preferably a semiconductor region of the one conductivity type which is more highly doped than the first region and forms a pn junction with the second portion of the second region. The insulated gate may comprise an insulating layer covering the surface of the recess and a plug of conductive material provided within the recess on the insulating layer.

The insulated gate field effect device may be a power semiconductor device comprising an array of parallel-connected device cells each comprising a second semiconductor region of the opposite conductivity type formed within the first region adjacent the one major surface, a third region forming with the second region a rectifying junction meeting the one major surface and a recess extending into the first region from the one major surface so that the second and third regions abut the recess, the recesses of the device cells being connected together to define a continuous trench and the insulated gates defining a continuous insulated gate structure for controlling conduction along the conduction channel regions of the second regions, each second region having, remote from the trench, a relatively highly doped second portion of each second region forming with a respective fourth region a further rectifying junction which is reverse-biased in at least one mode of operation of the device and has a predetermined breakdown voltage for causing the device to breakdown down in the vicinity of the further rectifying junction away from the recess when a critical voltage is exceeded.

In one example, each fourth region comprises a semiconductor region of the one conductivity type bounded by the relatively lowly doped portion of the second region and the relatively highly doped portion of the second region meets the one major surface and is bounded by the third region.

Generally, the second portion of the or each second region separates the or the associated fourth region from the one major surface.

The present invention also provides a method of manufacturing a semiconductor device comprising a vertical insulated gate field effect device, which method comprises providing a semiconductor body having a first region of one conductivity type adjacent one major surface, providing a first mask on the one major surface to define a first mask aperture forming a regular mesh, introducing impurities through the first mask to form a relatively lowly doped first area of the opposite conductivity type which will subsequently provide a number of relatively lowly doped first portions of second regions of the opposite conductivity type, introducing further impurities through the first mask aperture to form a second area of the one conductivity type which will subsequently provide a number of third regions of the one conductivity type, providing a second mask on the one major surface having a mask window defining a regular mesh over the second area, etching the semiconductor body through the second mask to define a mesh-like trench extending through the first and second areas into the first region thereby splitting the first and second areas into the first portions of the second

regions and the third regions, respectively, providing an insulating layer on the trench surface and a conductive layer on the insulating layer to provide an insulated gate structure for controlling conduction between the first and third regions along a conduction channel area provided adjacent the trench by the relatively lowly doped portion of the second region, introducing impurities of the one conductivity type into the one major surface with a concentration insufficient to overdope the first portions of the second regions to provide fourth regions of the one conductivity type having a dopant concentration less than that of the third regions and greater than that of the first region and introducing impurities of the opposite conductivity type with a concentration insufficient to overdope the third regions to provide relatively highly doped second portions of the second regions with each second portion forming with the associated fourth region a pn junction which is reverse-biased in at least one mode operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the pn junction away from the trench when a critical voltage is exceeded.

Such a method is relatively simple and moreover allows the first portions and third regions to be formed in a self-aligned manner. In addition because no mask is required to form the second portions of the second regions and fourth regions because these do not overdope the third regions and first portions of the second regions, respectively, these are also automatically aligned and the breakdown structure is thus provided without the need for any further masks. This means that the number of potential misalignment tolerances which must be taken into account is reduced and should enable a reduction in device dimensions allowing a reduction in on-resistance or a decrease in chip size.

Embodiments of the invention will now be described, by way of example, with reference to the accompanying drawings, in which:

Figure 1 is a cross-sectional view through part of a semiconductor device in accordance with the invention,

Figure 2 is a top plan view, with top metallisation omitted, of part of a semiconductor device in accordance with the invention; and

Figures 3 to 8 illustrate, in sequence, steps in a method of manufacturing the semiconductor device shown in Figure 1.

It should of course be understood that the Figures are not to scale and that various dimensions, especially the thicknesses of layers or regions may have been exaggerated in the interests of clarity. Similar reference numerals are used throughout the drawings to refer to similar parts.

Referring now to the drawings, there is illustrated a semiconductor device 1 comprising a vertical insulated gate field effect device 2 and having a semiconductor body 3 with a first semiconductor region 4 of one conductivity type adjacent one major surface 5, a second semiconductor region 6 of the opposite conductivity type formed within the first region 4 adjacent the one major surface 5, a third region 7 forming with the second region 6 a rectifying junction 8 meeting the one major surface 5, a recess 9 extending into the first region 4 from the one major surface 5 so that the second and third regions 6 and 7 abut the recess 9, an insulated gate 10 formed within the recess 9 for controlling conduction between the first and third regions 4 and 7 along a conduction channel area 61 of the second region 6 adjacent the recess 9 and a fourth region 11 forming with a portion 6b of the second region 6 remote from the recess 9 a further rectifying junction 12 which is reverse-biased in at least one mode of operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the further rectifying junction 12 away from the recess 9 when a critical voltage is exceeded.

Thus, in a device in accordance with the invention the fourth region 11 provides with the portion 6b of the second region 6 a rectifying junction 12 which causes the device to breakdown in the vicinity of that rectifying junction 12 away from the recess 9 when a critical voltage V_c is exceeded. Accordingly, the possibility of avalanche occurring adjacent the recess 9 because of high electric fields at the recess 9 when the critical voltage is exceeded can be avoided or at least reduced. The fourth region 11 may be a very shallow region and so may have very precisely controlled characteristics, for example doping and depth in the case where the fourth region 11 is a semiconductor region. In addition, the breakdown structure provided by the present invention should not affect the punchthrough characteristics of the device.

Referring now specifically to the drawings. Figures 1 and 2 illustrate respectively a cross-sectional view through part of a semiconductor device 1 embodying the invention and a top plan view of part of the device with the top metallisation removed.

In this example, the semiconductor device 1 comprises a vertical power insulated gate field effect transistor 2 which consists of many, generally many hundreds of parallel-connected insulated gate field effect device cells 20 (one complete cell is shown in Figure 1 and more are shown in Figure 2) showing a common drain region which in this case is provided by a relatively highly doped substrate 13 of the one conductivity type (n conductivity type in this case) on which the first region 4 is

provided as a lowly doped epitaxial layer to form a drain drift region. A drain electrode 14 is provided on the free surface 15 of the substrate 13.

The dopant concentration and thickness of the first region will depend upon the desired voltage rating of the device but the first region may be, for example 6-7 μ m (micrometres) thick and have a resistivity of 1 ohm-cm.

The device cells 20 are defined by the recesses 9 which, as can be seen from Figure 2, are formed as a single continuous trench which defines a regular matrix mesh. In the example shown in Figure 2, the mesh is a square mesh. However other regular shaped meshes or grids, for example hexagonal or rectangular or even separate rows of device cells may be used.

The insulated gates 10 are similarly formed in the trench 9 as a continuous insulated gate structure following the trench 9.

The insulated gate structure 10 comprises, in this example, a thin thermal gate oxide layer 10a provided on the walls of the trench and a gate conductive region in the form of an electrically conductive plug 10b, generally of doped polycrystalline silicon, provided within the trench 9 on the gate insulating layer 10a.

For consistency with planar device, that is DMOS, technology, and as seems logical from Figure 2 each device cell 20 is herein defined as being bounded by the insulated gate structure 10 so that each cell has a notional boundary along a longitudinal centre line of the trench as indicated by the dashed lines X in Figure 2.

Each cell 20 consists of a second region 6 which has a first portion 6a which is relatively lowly doped and forms a pn junction 4a with the first region 4. The first portions 6a are formed using planar technology as will be discussed in detail below so that the boundaries of the first portions 6a are defined where the first portions 6a abut the trench 9 to provide the conduction channel region 61 adjacent the insulated gate structure 10 and by the mask used during the introduction of the impurities. In the absence of any overlying regions, the pn junction 4a would meet the one major surface 5 in the centre of each cell. The second portions 6b of the second regions 6a forming the rectifying junctions with the fourth region 11 are provided so as to be relatively highly doped and so as to extend beyond the inner periphery of the first portions 6a remote from the trench 9. In the example illustrated in Figure 1, the relatively highly doped second portion 6b of each cell 20 extends to the one major surface across the centre of the device cell 20.

The third or source regions 7 of the device cells are, like the relatively lowly doped first portions 6a, formed using planar technology so that

each source region 7 is bounded at its outer periphery by the trench 9 and at its inner periphery forms a pn junction 7a with the relatively highly doped second portions 6b of the second region 6. In this example, the fourth region 11 comprises a semiconductor region of the one conductivity type which is slightly more highly doped than the drain drift region 4 but not as highly doped as the source regions 7. Typically, the fourth region 11 is 2 to 10 times more highly doped than the drain drift region 4 which is bounded by the inner periphery of the relatively lowly doped first portion 6a beneath the relatively highly doped second portion 6b so as to form a pn junction 12 with the second portion 6b.

The one major surface 5 of the semiconductor body 3 is covered by insulating material 16 in which contact windows are opened to enable metallisation to make contact to the source regions 7 and the insulated gate structure. Only the source metallisation 17 is shown in Figure 1. As can be seen from Figure 1, the source metallisation 17 connects the source regions 7 in parallel and, in addition, shorts each source region 7 to the second portion 6b of the associated second region 6 so as to inhibit parasitic bipolar action.

It will be appreciated by those skilled in the art that the periphery of the insulated gate field effect device will, especially where the device is a power device, have a field relief edge termination system. The edge termination system may be similar to that described in US-A-5072266 and may, for example and as shown in Figure 2, comprise a relatively deep p conductivity type guard ring 30 which envelopes the outermost corners of the grid-like trench 9 containing the insulated gate structure 10. The guard ring 30 may be formed prior to the active device structure. The guard ring 30 may have a field relief electrode extending from the guard ring 30 out onto field oxide (not shown) surrounding the insulated gate field effect device. For higher breakdown voltage devices, say 800 or 1000 or more volt devices, the edge termination system may include one or more field relief semiconductor rings as described in, for example, US-A-4573066 (PHB 32934), US-A-4774560 (PHB 32950) or US-A-4707719 (PHB 33126).

A method suitable for manufacturing the device shown in Figures 1 and 2 will now be briefly described with reference to Figures 3 to 8.

A mask 18 is defined on the one major surface using conventional photolithographic processes to provide mask regions 18a bounding a grid or mesh pattern window 18b. In this example the mask 18 is a hard mask, that is a deposited insulating layer such as a layer of silicon oxide. Opposite conductivity type impurities, p conductivity type impurities in this case and usually boron ions with, typically, an energy in the range of 45-100 keV

(kiloelectron volts), for example 70keV, and a dose of $2\text{-}3 \times 10^{13}$ ions cm^{-2} , are introduced, generally implanted and then driven by heating the semiconductor body, to define a continuous p conductivity type first area 6'a of the desired depth having openings beneath the mask regions 18 as illustrated in Figure 3.

Impurities of the one conductivity type, n conductivity type in this example, are then introduced, generally implanted as arsenic ions with, typically, a dose of 5×10^{15} cm^{-2} and an energy of about range of e.g. 80keV (kiloelectric volts) or possibly as phosphorus ions, through the same mask 18 to form a continuous n conductivity second area 7' (which will later provide the source regions 7) within and aligned to the p conductivity type first area 6'a. Impurities, again of the one conductivity type, are then introduced, generally implanted as arsenic ions, to form the fourth regions 11. The dose and energy of the respective implants are selected such that the fourth regions 11 is more lowly doped than the n conductivity type second area 7' but more highly doped than the first regions 4 and, as shown in Figure 4, does not overdope the p conductivity type 6'a. The impurities for forming the n conductivity type second area 7' and for forming the fourth regions 11 may be driven (caused to diffuse) into the first region 4 together using conventional techniques of the impurities for forming the fourth regions 11 may be implanted after drive in of the impurities to form the n conductivity type second area 7' and then subjected to a very short rapid thermal anneal which causes little or no movement of the already diffused impurities. The latter arrangement may allow greater control over the depth of the fourth regions 11. In the latter case the impurities for forming the fourth regions could be implanted after definition of the insulated gate structure.

As another possible alternative, the fourth regions may be formed by implanting n conductivity type impurities (typically using phosphorus ions with a dose of 2×10^{12} ions cm^{-2} and an energy of 120 keV) into the one major surface 5 prior to defining the mask 18 so that a continuous layer is formed which is later divided into the fourth regions 11 by overdoping caused by the introduction of the impurities to form the p conductivity type first area 6'a. In this case, the impurities would be driven in during the subsequent processing steps. This arrangement would however not allow such good control over the depth and doping profile of the fourth regions 11.

A further mask 19, again generally a hard mask, is then formed so as to define a grid or mesh pattern window 19a located centrally of the previous mask regions 18 as shown in Figure 5. The trench 9 is then etched (generally using an

anisotropic etching process, such as a plasma or RIF (Reactive Ion Etch) process, possibly followed by a short isotropic etch to round off the corners 9a of the trench.

As will be appreciated by those skilled in the art, the etching of the trench defines the separate conduction channel area defining regions 6a and the separate source regions 7.

A thin thermal oxide layer 23 is then grown on the one major surface 5 and within the trench 9 as shown in Figure 6. This thermal oxide layer 23 is used as the gate insulating layer.

A layer of conductive material, in this example n conductivity type doped polycrystalline silicon, is then deposited and etched back to expose the top surface of the insulating layer 23 thereby leaving conductive material in the trench 9 to form the gate conductive region 10b. Impurities are then introduced, generally implanted and then driven in, to form the relatively highly doped second portions 6b of the second regions 6 as shown in Figure 7. Generally these impurities are boron ions with an energy, typically, of 60keV and a dose of about 1×10^{15} ions cm^{-2} . This implantation step may be carried out without a mask as the dose is not sufficient to overdope the source regions 7, although the drive in may be selected to cause the portion 6b to overdope an upper part of the fourth region 11, depending upon the desired depth of the pn junction 12. If considered desirable the insulated gate structure 10 could be masked during this implantation step.

An insulating layer, for example silicon oxide, is then deposited and patterned using conventional techniques to define the insulating regions 16. Metallisation is then provided on the one major surface and patterned to define the source metallisation 17 shorting the source regions 7 to the second portions 6b and the insulated gate metallisation (not shown but indicated schematically by the gate electrode line G). The drain metallisation 14 is provided on the other major surface 15 as illustrated in Figure 1.

In operation of the device illustrated in Figures 1 and 2 and described above, when appropriate voltages are applied to the source and drain metallisations 17 and 14 and an appropriate gate voltage is applied to the gate G to induce a conduction channel in the conduction channel region 61, current flows between the source and drain electrodes S and D. In the event of a voltage above a critical voltage being applied to the drain electrode, such as may occur when switching an inductive load, and avalanche breakdown will occur in the vicinity of the pn junction 12 in the bulk of the semiconductor away from the trench 9 rather than adjacent the trench corners 9a, thus protecting the device from the potential side effects of breakdown adja-

cent the trench corners, that is from either device destruction due to bipolar breakdown or performance degradation because of hot carrier injection into the gate insulating layer 10a.

The actual voltage at which avalanche breakdown will occur at the pn junction 12a will depend on the relative dopant concentrations of the various regions and in particular on the dopant concentrations of the second portions 6b and the fourth regions 11. These may be selected as desired by the person skilled in the art to achieve a breakdown voltage commensurate with the voltage rating desired for the device. The pn junction 12 could also be curved rather than planar so as to increase the electric field at that junction under reverse-bias, thus providing another way of adjusting the breakdown voltage of the pn junction 12.

It will of course be appreciated that the conductivity types given above may be reversed and that the device may be formed using materials or combinations of materials other than silicon. The pn

Although the source regions 7 have been shown above as semiconductor regions they could be conductive regions forming Schottky contacts to the second regions as described in US-A-4983535.

The insulated gate field effect device described above may be a discrete device or could be integrated with other active device elements, for example logic devices where the insulated gate field effect device is a power device to produce a so-called intelligent power switch or smart discrete device.

From reading the present disclosure, other modifications and variations will be apparent to persons skilled in the art. Such modifications and variations may involve other features which are already known in the semiconductor art and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure of the present application also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly, whether or not it relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.

Claims

1. A semiconductor device comprising a vertical insulated gate field effect device and having a semiconductor body with a first semiconductor region of one conductivity type adjacent one major surface, a second semiconductor region of the opposite conductivity type formed within the first region adjacent the one major surface, a third region forming with the second region a rectifying junction meeting the one major surface, a recess extending into the first region from the one major surface so that the second and third regions abut the recess, an insulated gate formed within the recess for controlling conduction between the first and third regions along a conduction channel area defined by a relatively lowly doped first portion of the second region adjacent the recess and a fourth region forming with a relatively highly doped second portion of the second region remote from the recess a further rectifying junction which is reverse-biased in at least one mode of operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the further rectifying junction away from the recess when a critical voltage is exceeded.
2. A semiconductor device according to Claim 1, wherein the second portion of the second region meets the one major surface and is electrically shorted to the third region by a main electrode of the device provided on the one major surface.
3. A semiconductor device according to Claim 1 or 2, wherein the third region is a semiconductor region of the one conductivity type.
4. A semiconductor device according to Claim 1, 2 or 3, wherein the fourth region is a semiconductor region of the one conductivity type which is more highly doped than the first region and forms a pn junction with the second portion of the second region.
5. A semiconductor device according to Claim 4, wherein the second portion separates the fourth region from the one major surface.
6. A semiconductor device according to any one of Claims 1 to 3, wherein the insulated gate field effect device comprises an array of parallel-connected device cells each comprising a second semiconductor region of the opposite conductivity type formed within the first region adjacent the one major surface, a third region

forming with the second region a rectifying junction meeting the one major surface and a recess extending into the first region from the one major surface so that the second and third regions abut the recess, the recesses of the device cells being connected together to define a continuous trench and the insulated gates defining a continuous insulated gate structure for controlling conduction along the conduction channel regions of the second regions, each second region having, remote from the trench, a relatively highly doped second portion of each second region forming with a respective fourth region a further rectifying junction which is reverse-biased in at least one mode of operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the further rectifying junction away from the recess when a critical voltage is exceeded.

7. A semiconductor device according to Claim 6, wherein each fourth region comprises a semiconductor region of the one conductivity type which is more highly doped than the first region and which is bounded by the relatively lowly doped portion of the second region and the relatively highly doped portion of the second region meets the one major surface and is bounded by the third region.



8. A semiconductor device according to Claim 7, wherein the second portion of each second region separates the associated fourth region from the one major surface.




9. A semiconductor device according to any one of the preceding claims, wherein the insulated gate comprises an insulating layer covering the surface of the recess and a plug of conductive material provided within the recess on the insulating layer.

10. A method of manufacturing a semiconductor device comprising a vertical insulated gate field effect device, which method comprises providing a semiconductor body having a first region of one conductivity type adjacent one major surface, providing a first mask on the one major surface to define a first mask aperture forming a regular mesh, introducing impurities through the first mask to form a relatively lowly doped first area of the opposite conductivity type which will subsequently provide a number of relatively lowly doped first portions of second regions of the opposite conductivity type, introducing further impurities through the first mask aperture to form a sec-

ond area of the one conductivity type which will subsequently provide a number of third regions of the one conductivity type, providing a second mask on the one major surface having a mask window defining a regular mesh over the second area, etching the semiconductor body through the second mask to define a mesh-like trench extending through the first and second areas into the first region thereby splitting the first and second areas into the first portions of the second regions and the third regions, respectively, providing an insulating layer on the trench surface and a conductive layer on the insulating layer to provide an insulated gate structure for controlling conduction between the first and third regions along a conduction channel area provided adjacent the trench by the relatively lowly doped portion of the second region, introducing impurities of the one conductivity type into the one major surface with a concentration insufficient to over-dope the first portions of the second regions to provide fourth regions of the one conductivity type having a dopant concentration less than that of the first region and introducing impurities of the opposite conductivity type with a concentration insufficient to over-dope the third regions to provide relatively highly doped second portions of the second regions with each second portion forming with the associated fourth region a pn junction which is reverse-biased in at least one mode operation of the device and has a predetermined breakdown voltage for causing the device to breakdown in the vicinity of the pn junction away from the trench when a critical voltage is exceeded.

11. A method of manufacturing a semiconductor device comprising an insulated gate field effect device substantially as hereinbefore described with reference to the accompanying drawings.








FIG. 6




FIG. 7




FIG. 8



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 93 20 2247

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CL.5)
D, A	US-A-5 072 266 (C. BULUCEA ET AL.) * figure 8 * -----	1-11	H01L29/784 H01L29/06
			TECHNICAL FIELDS SEARCHED (Int. CL.5)
			H01L
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 14 OCTOBER 1993	Examiner JUHL A.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons Δ : member of the same patent family, corresponding document			